makefile 2.58 KB
Newer Older
Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
1
2
3
## ----------------------------------------------------------------------------
## Script     : makefile
## ----------------------------------------------------------------------------
4
## Author     : Johann Faerber, Friedrich Beckmann
Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
5
6
## Company    : University of Applied Sciences Augsburg
## ----------------------------------------------------------------------------
7
8
9
## Description: This makefile allows automating design flow with Quartus,
##              it is based on a design directory structure described in 
##              ../makefile
Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
10
11
12
13
14
## ----------------------------------------------------------------------------

###################################################################
# Project Configuration: 
#
15
16
17
18
19
20
# - assign variable SIM_PROJECT_NAME with the top level project name
# - add additional VHDL sources to SOURCE_FILES, if necessary
#
# Prerequisite: 
#   - mandatory design directory structure (see end of file)
#   - assumes file name of top level entity de1_$(PROJECT)_structure.vhd
Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
21
###################################################################
22

Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
23
24
25
SIM_PROJECT_NAME = mux2to1
PROJECT = de1_$(SIM_PROJECT_NAME)

26
27
28
29
30
31
32
33
34
35
36
37
38
39
# Prototype Board FPGA family and device settings
# DE1
FAMILY = "Cyclone II"
DEVICE = EP2C20F484C7
# DEMMK
#FAMILY = "MAX II"
#DEVICE = EPM2210F324C3
# DE2
#FAMILY = "Cyclone II"
#DEVICE = EP2C35F484C7
# DE0
#FAMILY = "Cyclone IV E"
#DEVICE = EP4CE22F17C6

Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
40
41
42
43
44
# Here the VHDL files for synthesis are defined. 
include ../../sim/$(SIM_PROJECT_NAME)/makefile.sources

# Add the toplevel fpga vhdl file
SOURCE_FILES = $(SYN_SOURCE_FILES) \
45
../../src/$(PROJECT)_structure.vhd
Friedrich Beckmann's avatar
first  
Friedrich Beckmann committed
46
47
48

include ../makefile

49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
## ----------------------------------------------------------------------------
## Description: 
## ------------
## assumes the following design directory structure as prerequisite
## 
## DigitaltechnikPraktikum
## |   
## +---src
## |       and2gate_equation.vhd
## |       invgate_equation.vhd
## |       mux2to1_structure.vhd
## |       or2gate_equation.vhd
## |       t_mux2to1.vhd
## |       de1_mux2to1_structure.vhd
## |
## +---sim
## |   |   makefile
## |   |
## |   \---mux2to1
## |           makefile
## |           makefile.sources
## |
## +---pnr
## |   |   makefile
## |   |
## |   \---de1_mux2to1
## |           de1_mux2to1_pins.tcl
## |           makefile
## |
## \---scripts
##         de1_pin_assignments_minimumio.csv
##         de1_pin_assignments_minimumio.tcl
##         modelsim.ini
##         quartus_project_settings.tcl
## ----------------------------------------------------------------------------