de1_majority_rtl.vhd 147 Bytes
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
library ieee;
use ieee.std_logic_1164.all;

entity de1_majority is

end entity;

architecture rtl of de1_majority is

begin

end architecture rtl;