Skip to content

GitLab

Commit 7fd37aa5 authored by Johann Faerber's avatar Johann Faerber
Browse files

in sim/makefile 

to start vsim as background process, added & for target sim
parent 8c8cea34
Hide whitespace changes
Inline Side-by-side
sim/makefile
View file @ 7fd37aa5
...@@ -41,7 +41,7 @@ modelsim: ./work/_vmake ...@@ -41,7 +41,7 @@ modelsim: ./work/_vmake
vsim -i $(PROJECT) & vsim -i $(PROJECT) &
sim: ./work/_vmake sim: ./work/_vmake
vsim -i -do "project open $(PROJECT); vsim work.t_$(PROJECT)(tbench); add wave *; run -a;" vsim -i -do "project open $(PROJECT); vsim work.t_$(PROJECT)(tbench); add wave *; run -a;" &
clean: clean:
rm -rf *.mpf *.mti *.ini *.wlf wlf* transcript work modelsim_sources.tcl rm -rf *.mpf *.mti *.ini *.wlf wlf* transcript work modelsim_sources.tcl
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment