Commit c7c075df authored by Johann Faerber's avatar Johann Faerber
Browse files

in sim/makefile

added -modelsimini ../../scripts/modelsim.ini
parent 40fad16a
......@@ -31,7 +31,7 @@ $(PROJECT).mpf : $(SOURCE_FILES)
for source_file in $(SOURCE_FILES); do \
echo project addfile $$source_file >> modelsim_sources.tcl; \
vsim -c -do "project new [pwd] $(PROJECT); source ./modelsim_sources.tcl; quit -f"
vsim -modelsimini ../../scripts/modelsim.ini -c -do "project new [pwd] $(PROJECT); source ./modelsim_sources.tcl; quit -f"
# assign VHDL design files
# for source_file in $(SOURCE_FILES); do \
# vsim -c -do "project open $(PROJECT); project addfile $$source_file; quit -f" ; \
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment