The initial setup was for the Terasic DE1 Board with Cyclone II
fpga. This commit changes the synthesis setup to use the Cyclone V
fpga and changes the pin configuration to the DE1-SoC board.