keine Änderung gemacht

mclk.vhd

@@ -11,7 +11,7 @@ entity adder is
     y_o :           out std_ulogic_vector(11 downto 0)
   );
 end; 
-	signal a:std_ulogic;
+
 architecture rtl of adder is
 
 begin