Commit 742661e1 authored by Manuel Mikschl's avatar Manuel Mikschl
Browse files

Comm: audio_mixer modified, audio_mixer_switches created

parent 063f1c58
--> ml_audio_pkg
audio_mixer/ml_audio/Sine HDL Optimized1 --> Sine_HDL_Optimized1
audio_mixer/ml_audio/Sine HDL Optimized2 --> Sine_HDL_Optimized2
audio_mixer/ml_audio --> ml_audio
This source diff could not be displayed because it is too large. You can view the blob instead.
This source diff could not be displayed because it is too large. You can view the blob instead.
-- -------------------------------------------------------------
--
-- File Name: hdl_prj/hdlsrc/audio_mixer/ml_audio.vhd
-- Created: 2021-04-21 11:16:35
-- File Name: hdl_prj/hdlsrc/audio_mixer_switches/ml_audio.vhd
-- Created: 2021-04-21 14:18:05
--
-- Generated by MATLAB 9.9 and HDL Coder 3.17
--
......@@ -30,7 +30,7 @@
-- -------------------------------------------------------------
--
-- Module: ml_audio
-- Source Path: audio_mixer/ml_audio
-- Source Path: audio_mixer_switches/ml_audio
-- Hierarchy Level: 0
--
-- -------------------------------------------------------------
......@@ -77,13 +77,16 @@ ARCHITECTURE rtl OF ml_audio IS
SIGNAL Constant2_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Delay2_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Sum1_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Constant1_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Delay1_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Sum2_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Sine : std_logic_vector(15 DOWNTO 0); -- ufix16
SIGNAL Sine_signed : signed(15 DOWNTO 0); -- sfix16_En14
SIGNAL Delay5_out1 : signed(15 DOWNTO 0); -- sfix16_En14
SIGNAL switches_i_unsigned : unsigned(9 DOWNTO 0); -- ufix10_En10
SIGNAL Data_Type_Conversion1_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Delay1_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Sum2_out1 : unsigned(15 DOWNTO 0); -- ufix16_En16
SIGNAL Sine_1 : std_logic_vector(15 DOWNTO 0); -- ufix16
SIGNAL Sine_signed_1 : signed(15 DOWNTO 0); -- sfix16_En14
SIGNAL Delay4_out1 : signed(15 DOWNTO 0); -- sfix16_En14
SIGNAL Product_out1 : signed(31 DOWNTO 0); -- sfix32_En28
SIGNAL Data_Type_Conversion_out1 : signed(15 DOWNTO 0); -- sfix16_En15
SIGNAL Delay3_out1 : signed(15 DOWNTO 0); -- sfix16_En15
......@@ -117,9 +120,25 @@ BEGIN
END PROCESS Delay2_process;
Constant1_out1 <= to_unsigned(16#1555#, 16);
Sine_signed <= signed(Sine);
Delay5_process : PROCESS (clk, rst_n)
BEGIN
IF rst_n = '0' THEN
Delay5_out1 <= to_signed(16#0000#, 16);
ELSIF clk'EVENT AND clk = '1' THEN
IF enb = '1' THEN
Delay5_out1 <= Sine_signed;
END IF;
END IF;
END PROCESS Delay5_process;
Sum2_out1 <= Constant1_out1 + Delay1_out1;
switches_i_unsigned <= unsigned(switches_i);
Data_Type_Conversion1_out1 <= switches_i_unsigned & '0' & '0' & '0' & '0' & '0' & '0';
Sum2_out1 <= Data_Type_Conversion1_out1 + Delay1_out1;
Delay1_process : PROCESS (clk, rst_n)
BEGIN
......@@ -133,11 +152,21 @@ BEGIN
END PROCESS Delay1_process;
Sine_signed <= signed(Sine);
Sine_signed_1 <= signed(Sine_1);
Product_out1 <= Sine_signed * Sine_signed_1;
Delay4_process : PROCESS (clk, rst_n)
BEGIN
IF rst_n = '0' THEN
Delay4_out1 <= to_signed(16#0000#, 16);
ELSIF clk'EVENT AND clk = '1' THEN
IF enb = '1' THEN
Delay4_out1 <= Sine_signed_1;
END IF;
END IF;
END PROCESS Delay4_process;
Product_out1 <= Delay5_out1 * Delay4_out1;
Data_Type_Conversion_out1 <= Product_out1(28 DOWNTO 13);
......
--> ml_audio_pkg
audio_mixer_switches/ml_audio/Sine HDL Optimized1 --> Sine_HDL_Optimized1
audio_mixer_switches/ml_audio/Sine HDL Optimized2 --> Sine_HDL_Optimized2
audio_mixer_switches/ml_audio --> ml_audio
-- -------------------------------------------------------------
--
-- File Name: hdl_prj/hdlsrc/audio_mixer/ml_audio_pkg.vhd
-- Created: 2021-04-21 11:16:35
-- File Name: hdl_prj/hdlsrc/audio_mixer_switches/ml_audio_pkg.vhd
-- Created: 2021-04-21 14:18:05
--
-- Generated by MATLAB 9.9 and HDL Coder 3.17
--
......@@ -14,6 +14,6 @@ USE IEEE.numeric_std.ALL;
PACKAGE ml_audio_pkg IS
TYPE vector_of_signed16 IS ARRAY (NATURAL RANGE <>) OF signed(15 DOWNTO 0);
TYPE vector_of_unsigned18 IS ARRAY (NATURAL RANGE <>) OF unsigned(17 DOWNTO 0);
TYPE vector_of_unsigned15 IS ARRAY (NATURAL RANGE <>) OF unsigned(14 DOWNTO 0);
END ml_audio_pkg;
<!DOCTYPE HTML>
<html xmlns="http://www.w3.org/1999/xhtml" itemscope itemtype="https://www.mathworks.com/help/schema/MathWorksDocPage">
<head>
<title>HDL Check Report for 'audio_mixer/ml_audio'</title>
<title>HDL Check Report for 'audio_mixer_switches/ml_audio'</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<script type="text/javascript" src="file:///opt/MATLAB/R2020b/toolbox/hdlcoder/hdlcommon/js_css/jquery-1.7.1.js"></script>
......@@ -46,9 +46,9 @@
<div class="container_192">
<div class="grid_192">
<div class="page_container"><div class="content_frame">
<h1>HDL Code Generation Check Report for 'audio_mixer/ml_audio'
<a href="matlab:open_system('audio_mixer/ml_audio');">open model 'audio_mixer/ml_audio'</a><BR>
Generated on 2021-04-21 11:16:36</h1>
<h1>HDL Code Generation Check Report for 'audio_mixer_switches/ml_audio'
<a href="matlab:open_system('audio_mixer_switches/ml_audio');">open model 'audio_mixer_switches/ml_audio'</a><BR>
Generated on 2021-04-21 14:18:06</h1>
<H2>No messages, warnings, or errors were found.</H2><BR>
<BR><BR> </div></div></div></div>
<div class="grid_192">
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment