Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Oran Garrity
vlsilab21_garrity_mikschl
Commits
8da7bc57
Commit
8da7bc57
authored
Mar 23, 2021
by
Manuel Mikschl
Browse files
4-bit adder modified
parent
609f56c6
Changes
1
Hide whitespace changes
Inline
Side-by-side
src/de1_add4_structure.vhd
View file @
8da7bc57
...
...
@@ -92,6 +92,13 @@ BEGIN
operand_b
:
binto7segment
PORT
MAP
(
-- fill in the missing components here ...
bin_i
=>
b
,
segments_o
=>
HEX0
);
sum_output
:
binto7segment
PORT
MAP
(
bin_i
=>
sum
,
segments_o
=>
HEX0
);
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment