Commit d9bd6a5b authored by Oran Garrity's avatar Oran Garrity
Browse files

Added names to Readme

parent 7b3f0a30
VHDL Essentials
Manuel and Oran
Part of the VLSI Design Module this project repository contains design data and documents of laboratory exercises.
It addresses the topics
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment